You are here

项目编号 027:Bluetooth Low Energy Power Consumption Optimization | 赛普拉斯半导体

项目编号 027:Bluetooth Low Energy Power Consumption Optimization

In today s project, we will learn how to optimize a PSoC 4 BLE design for lowest power consumption.

It is no secret that modern day electronics, especially products for the IoT, have increasing dependencies on battery packs. Due to the portable and untethered nature of these products, battery life and power consumption have become very critical metrics when choosing the right embedded solution.

A common method employed by MCUs and Radios to improve battery life is to offer low-power modes, during which the chip offers restricted performance or features, with the benefit of much lower power consumption while in those modes. This is great for IoT products that typically spend more time in these low-power or standby modes than in the full-power actives modes itself. For example, a fitness monitor could take heart rate measurements several times during a day, but that may only account to 60-mins of total active time over a 24-hour period.

PSoC 4 BLE shines in this regard by offering not just one, but five flexible low-power modes enabling you, the designer, with all the right tools to optimize your design for the lowest possible power consumption. The chip features low-power modes for both the CPU and peripherals in the system, but also independently for the Bluetooth Low Energy radio block. See the image below for more details on the low-power modes available on PSoC 4 BLE and the various peripherals that are available during each of those modes. In its Deep-Sleep mode, the CPU only consumes 1.3-µA while keeping the Bluetooth Low Energy Link-Layer active. This means that you do not have to disconnect from an active Bluetooth Low Energy connection when switching to the Deep-Sleep mode and can quickly switch back to the Active mode for short time intervals to process the Bluetooth Low Energy Stack and to transmit and receive data over the Radio. There are two modes that offer even lower power consumption the 150-nA Hibernate mode where a few analog peripherals are still available, and the 60-nA Stop mode for minimal current leakage when the device is on complete standby. You can learn more about PSoC s low-power modes in this application note: AN92584 Designing for Low Power and Estimating Battery Life for BLE Applications.

In this example, we implement basic power reduction technique by using these low-power modes. This project also acts as a good template project that you can use to measure real-time power consumption as you switch between the various low-power modes on the chip. The BLE Pioneer Kit has a dedicated power measurement jumper (J15) to which you can hook-up a digital multimeter or a pico-ammeter to measure the extremely low nA currents.

You can download this PSoC Creator project along with a detailed PDF of instructions, here from GitHub: https://github.com/cypresssemiconductorco/PSoC-4-BLE/tree/master/100_Projects_in_100_Days/Day027_BLE_Power_Measurement

 

   PSoC 4 BLE Power Consumption Slide

本网站上的所有内容和材料均“按原样”提供。赛普拉斯半导体公司及其各个供应商对这些材料用于任何用途的适用性不作陈述,并且对关于这些材料的所有担保和条件概不负责,包括但不限于有关适销性、针对特定用途之适用性、权利和不侵犯任何第三方知识产权的所有暗示担保和条件。赛普拉斯半导体公司不授予任何明示或暗示的许可(无论是以默许方式或是任何其他方式)。使用本网站上的信息可能需要第三方的许可,或赛普拉斯半导体公司的许可。

本网站上的内容可能包含或必须遵守关于使用的特定准则或限制。所有帖子和使用本网站上的内容都必须遵守本网站的条款与条件;使用这些内容的第三方必须同意遵守任何限制或准则,并遵守本网站的条款与条件。赛普拉斯半导体公司及其供应商保留随时对内容和材料、产品、计划和服务进行纠正、删除、修改、增强、改进或其他变更,或者移动或终止任何内容、产品、计划或服务的权利,恕不另行通知。