You are here

PSoC Creator 3.3 Service Pack 2 | 赛普拉斯半导体

PSoC Creator 3.3 Service Pack 2

As you may already know, PSoC Creator 3.3 Service Pack 2 is available for download on the Cypress website (https://www.cypress.com/creator). The Update Manager will be popping up desktop notifications soon. The release adds support for PSoC 4 S-series devices, a brand new CapSense component, and new EZ-BLE Bluetooth modules.

EZBLE PRoC Module

The S-series devices are the first PSoC chips with the Arm® Cortex™-M0+ core and our fourth generation CapSense technology. The 4000S devices are sampling now with the intelligent analog 4100S chips following along soon. Watch this space for development kit announcements!

Supporting these devices is a completely re-designed CapSense component that makes widget configuration easier, adds mutual-capacitance sensing for the best possible water rejection and long trace noise tolerance, and an API re-design to improve low power operation. You can even use the CapSense block as a 10-bit Analog-Digital Converter (ADC)!

CapSense_P4 Customizer GUI

PRoC users will be happy to see some new EZ-BLE modules that we're adding to the tool. These modules include the amazing XT/XR (Extended Temperature/Extended Range) device that really pushes the limits with 400m range and extended temperature tolerance.

As usual, we’ve also made quality improvements and minor enhancements. I strongly encourage you to install PSoC Creator 3.3 SP2. You can find more information, including the complete Release Notes, on the PSoC Creator product page at https://www.cypress.com/creator.

Blog: 

Comments

speedycat's picture

The build, programming and debug commands worked for me the first time I ran PSoC Creator 3.3 SP2 but not anymore. The output window gives very little information when trying to build:

Log file for this session is located at: C:\Users\myuser\AppData\Local\Temp\PSoC Creator-000.log
The following projects have new component updates available: MyProj
--------------- Build Started: 05/25/2016 12:36:39 Project: MyProj, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
The code generation step is up to date.
--------------- Build Failed: 05/25/2016 12:36:40 ---------------
--------------- Build Started: 05/25/2016 12:37:14 Project: MyProj, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
The code generation step is up to date.
--------------- Build Failed: 05/25/2016 12:37:14 ---------------

A "clean" followed with a "build" gives:

--------------- Clean Succeeded: 05/25/2016 12:46:36 ---------------
--------------- Build Started: 05/25/2016 12:46:57 Project: MyProj, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\myuser\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\MyProj.cyprj -d CY8C4248LQI-BL583 -s C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "Pin_opa_00_inp_vref_1.analog_0" on TopDesign is unconnected.
 * C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\TopDesign\TopDesign.cysch (Signal: Net_1872)
 * C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\TopDesign\TopDesign.cysch (Shape_436.3)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Failed: 05/25/2016 12:47:15 ---------------

However, the status bar at the bottom says "Ready, 0 Errors, 0 Warnings"; my failed builds are silently ignored. So the new PSoC Creator SP2 is pretty useless for me. I'll try to downgrade, hope that works.

speedycat's picture

I downgraded. That seemed to work for a while, but later the problem with the silent build fails came back. So SP2 was probably not the problem. I fixed the problem by deleting files I've added to my .gitignore:

workspace/MyProj.cydsn/MyProj.cyprj.*
workspace/workspace.cywrk.*
workspace/Backup/
workspace/Archive
workspace/ComponentUpdateLog.txt
workspace/MyProj.cydsn/codegentemp/
workspace/MyProj.cydsn/MyProj.rpt
workspace/MyProj.cydsn/MyProj.cyfit
workspace/MyProj.cydsn/MyProj.cycdx
workspace/MyProj.cydsn/Generated_Source
workspace/MyProj.cydsn/Export
workspace/MyProj.cydsn/CortexM0
workspace/MyProj.cydsn/MyProj_timing.html
workspace/MyProj.cydsn/MyProj.svd

 

MattLandrum's picture

Hey Speedycat, 

This is really uncool!  Can you file a ticket on this at cypress.com/support?  I would be happy to do it for you, but I am out of the office until Tuesday.  

--Matt (mdl@cypress.com)

yfs's picture

It looks like the build is failing because it cannot delete one or more temporary files. These are created during the build process but are not required afterwards. The chances are that you have a viable hex file in the CortexM0\ARM_GCC_493\Debug folder. Unfortunately, I suspect PSoC Creator will not let you program it because it will always do a rebuild. You could program with PSoC Programmer but that is not a long term solution.Since the .gitignore list solves the issue I suspect your revision control was stopping the deletion of the files.

Mark.

speedycat's picture

Hi! Sorry for late reply. After downgrading to my previous version which failed to build too, I'm not sure if the actual PSoC Creator update caused the problem. It did not work after I deleted the PSoC Creator's AppData neither. When I deleted the files in my .gitignore, things was working again. So there were probably some temporary files confusing the build.

 

I don't think git stopped deletions since .gitignore tells what to not track :)

本网站上的所有内容和材料均“按原样”提供。赛普拉斯半导体公司及其各个供应商对这些材料用于任何用途的适用性不作陈述,并且对关于这些材料的所有担保和条件概不负责,包括但不限于有关适销性、针对特定用途之适用性、权利和不侵犯任何第三方知识产权的所有暗示担保和条件。赛普拉斯半导体公司不授予任何明示或暗示的许可(无论是以默许方式或是任何其他方式)。使用本网站上的信息可能需要第三方的许可,或赛普拉斯半导体公司的许可。

本网站上的内容可能包含或必须遵守关于使用的特定准则或限制。所有帖子和使用本网站上的内容都必须遵守本网站的条款与条件;使用这些内容的第三方必须同意遵守任何限制或准则,并遵守本网站的条款与条件。赛普拉斯半导体公司及其供应商保留随时对内容和材料、产品、计划和服务进行纠正、删除、修改、增强、改进或其他变更,或者移动或终止任何内容、产品、计划或服务的权利,恕不另行通知。