You are here

AN64574 - Designing with Serial Peripheral Interface (SPI) nvSRAM | 赛普拉斯半导体

AN64574 - Designing with Serial Peripheral Interface (SPI) nvSRAM

2021 年 3 月 02 日

Cypress’s serial peripheral interface (SPI) nvSRAM is a high-performance nonvolatile serial memory that offers zero cycle delay write operation and infinite SRAM write endurance. The SPI nvSRAM is a slave SPI device and requires an SPI master controller to access nvSRAM in a system. This application note provides a few key design considerations and firmware tips to guide the users designing with SPI nvSRAM. An associated project for PSoC 1 and a library component for PSoC 3 and PSoC 4 are also provided as an example project, which demonstrates SPI nvSRAM access by a standard SPI master controller.

SOC connection to SPI nvSRAM Diagram

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.