You are here

AN81623 - PSoC® 3, PSoC 4, and PSoC 5LP Digital Design Best Practices | 赛普拉斯半导体

AN81623 - PSoC® 3, PSoC 4, and PSoC 5LP Digital Design Best Practices

最近更新: 
2020 年 5 月 30 日
版本: 
*F
AN81623 gives a brief introduction to the digital hardware design theory and then describes the powerful and highly flexible digital subsystems in PSoC 3, PSoC 4 (4200 family), and PSoC 5LP. It describes best practices for digital design using PSoC Creator, and shows how to use static timing analysis (STA) report files.

PSoC 3, PSoC 4, and PSoC 5LP have a powerful and flexible programmable digital peripheral system. In addition to a set of fixed function blocks (4 timers, I2C, USB, CAN), they offer as many as 24 programmable Universal Digital Blocks (UDBs) and an extensive signal routing system called the Digital System Interconnect (DSI).

翻译文档仅作参考之用。我们建议您在参与设计开发时参考文档的英语版本。