You are here

Frequency Divider | Cypress Semiconductor

分频器

最近更新: 
2018 年 1 月 02 日
版本: 
1.0
特性
 
  • Divides a clock or arbitrary signal by a specified value
  • Enable and Reset inputs to control and align divided output
符号图

概述

The Frequency Divider component produces an output that is the clock input divided by the specified value.  Use as a simple clock divider for UDB components or to divide the frequency of another signal.

 

翻译文档仅作参考之用。我们建议您在参与设计开发时参考文档的英语版本。