You are here

MDIO Interface | Cypress Semiconductor

MDIO 接口

最近更新: 
2018 年 3 月 20 日
版本: 
1.20
特性
符号图
  • Used in conjunction with Ethernet products
  • Configurable physical address
  • Supports up to 4.4 MHz in the clock bus (mdc)
  • Compliant with IEEE 802.3 Clause 45
  • Automatically allocates memory for the register spaces that can be configured through an intuitive, easy-to-use graphical configuration GUI
MDIO 接口

概述

The MDIO Interface component supports the Management Data Input/Output, which is a serial bus defined for the Ethernet family of IEEE 802.3 standards for the Media Independent Interface (MII). The MII connects Media Access Control (MAC) devices with Ethernet physical layer (PHY) circuits. The component is compliant with IEEE 802.3 Clause 45.

翻译文档仅作参考之用。我们建议您在参与设计开发时参考文档的英语版本。