You are here

CYF0018V, CYF0036V, CYF0072V: 18/36/72-Mbit Programmable FIFOs | 赛普拉斯半导体

CYF0018V, CYF0036V, CYF0072V: 18/36/72-Mbit Programmable FIFOs

最近更新: 
2020 年 4 月 24 日
版本: 
*S

18/36/72-Mbit Programmable FIFOs

特性

  • Memory organization
    • Industry's largest first in first out (FIFO) memory densities: 18 Mbit, 36 Mbit, and 72 Mbit
    • Selectable memory organization: x9, x12, x16, x18, x20, x24, x32, x36
  • Up to 133-MHz clock operation
  • Unidirectional operation
  • Independent read and write ports
    • Supports simultaneous read and write operations
    • Reads and writes operate on independent clocks, upto a maximum ratio of two, enabling data buffering across clock domains.
    • Supports multiple I/O voltage standard: low voltage complementary metal oxide semiconductor (LVCMOS) 3.3 V and 1.8 V voltage standards.
  • 如需更多信息,请参阅 PDF 文档。

     

功能描述

The Cypress programmable FIFO family offers the industry’s highest-density programmable FIFO memory device. It has independent read and write ports, which can be clocked up to 133 MHz. User can configure input and output bus sizes. The maximum bus size of 36 bits enables a maximum data throughput of 4.8 Gbps.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.

翻译文档仅作参考之用。我们建议您在参与设计开发时参考文档的英语版本。